Vor Ort
Merkzettel Warenkorb
Produktbild: Euro-Par 2022: Parallel Processing Workshops
Band 13835 - 13%

Euro-Par 2022: Parallel Processing Workshops Euro-Par 2022 International Workshops, Glasgow, UK, August 22–26, 2022, Revised Selected Papers

Aus der Reihe Lecture Notes in Computer Science
13% sparen

59,99 € UVP 69,54 €

inkl. gesetzl. MwSt., Versandkostenfrei

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

02.05.2023

Abbildungen

XI, 306 p. 95 illus., 84 illus. in color.

Herausgeber

Jeremy Singer + weitere

Verlag

Springer

Seitenzahl

306

Maße (L/B/H)

23,5/15,5/1,8 cm

Gewicht

487 g

Auflage

1st ed. 2023

Sprache

Englisch

ISBN

978-3-031-31208-3

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

02.05.2023

Abbildungen

XI, 306 p. 95 illus., 84 illus. in color.

Herausgeber

Verlag

Springer

Seitenzahl

306

Maße (L/B/H)

23,5/15,5/1,8 cm

Gewicht

487 g

Auflage

1st ed. 2023

Sprache

Englisch

ISBN

978-3-031-31208-3

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: GPSR Kontakt

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Euro-Par 2022: Parallel Processing Workshops
  • AMTE – Asynchronous Many-Task Systems for Exascale .-  Quantifying Overheads in Charm++ and HPX using Task Bench.- A Portable and Heterogeneous LU Factorization on IRIS.- Halide Code Generation Framework in Phylanx.-  DSL-HPC  –  Domain Specific Languages for High-Performance Computing .-  Exploring the suitability of the Cerebras Wafer Scale Engine for stencil-based computation codes.- Performance of the Vipera framework for DSLs on micro-core architectures.- FFTc: An MLIR Dialect for Developing HPC Fast Fourier Transform Libraries.-  HeteroPar  –  Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms .-  Programming Heterogeneous Architectures Using Hierarchical Tasks.- A C++ library for memory layout and performance portability of scientific applications.- Implementation and Performance Evaluation of Memory System using Addressable Cache for HPC applications on HBM2 equipped FPGAs.- Programming abstractions for preemptive scheduling in FPGAs using partial reconfiguration.- Modeling Task Mapping for Data-intensive Applications in Heterogeneous Systems.- Mapping Tree-shaped Workflows on Memory-heterogeneous Architectures.- Hetero-Vis: A Framework for Latency Optimized Deployment of Convolutional Neural Networks on Heterogeneous Architectures.- Rapid development of OS support with PMCSched for scheduling on asymmetric multicore systems.- HIPLZ: Enabling Performance Portability for Exascale Systems.- StorAlloc: A Simulator for Job Scheduling on Heterogeneous Storage Resources.- Performance and scalability analysis of AI-accelerated CFD simulations across various computing platforms.-  Miscellaneous Workshops .- Performance Portability Assessment: Non-negative Matrix Factorization as a case study.- Task-level Checkpointing System for Task-based Parallel Workflows.- Euro-Par  PhD Symposium .-  A Stochastic Programming Approach for an Enhanced Performance of a Multi-committees Byzantine Fault Tolerant Algorithm.- Coupe: a modular, multi-threaded mesh partitioning platform.- Preliminary study of resource allocation in wireless communications.- Benchmarking Parallelism in Unikernels.- Machine Learning methodologies to support HPC systems operations: Anomaly detection.- FPGAs in supercomputers: performance through dataflow programming and flexibility.