Vor Ort
Merkzettel Warenkorb
  • Produktbild: Low Power Designs in Nanodevices and Circuits for Emerging Applications
  • Produktbild: Low Power Designs in Nanodevices and Circuits for Emerging Applications

Low Power Designs in Nanodevices and Circuits for Emerging Applications

263,99 €

inkl. gesetzl. MwSt., Versandkostenfrei

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

14.11.2023

Abbildungen

schwarz-weiss Illustrationen, Raster, schwarz-weiss, Zeichnungen, schwarz-weiss, Tabellen, schwarz-weiss

Herausgeber

Shilpi Birla + weitere

Verlag

Taylor & Francis

Seitenzahl

312

Maße (L/B/H)

24/16,1/2,3 cm

Gewicht

660 g

Sprache

Englisch

ISBN

978-1-03-241277-1

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

14.11.2023

Abbildungen

schwarz-weiss Illustrationen, Raster, schwarz-weiss, Zeichnungen, schwarz-weiss, Tabellen, schwarz-weiss

Herausgeber

Verlag

Taylor & Francis

Seitenzahl

312

Maße (L/B/H)

24/16,1/2,3 cm

Gewicht

660 g

Sprache

Englisch

ISBN

978-1-03-241277-1

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
Die Leseprobe wird geladen.
  • Produktbild: Low Power Designs in Nanodevices and Circuits for Emerging Applications
  • Produktbild: Low Power Designs in Nanodevices and Circuits for Emerging Applications

  • Chapter 1
    Low Power VLSI Design Using Clock Gated Technique
    J.L Mazher Iqbal, A. Selwin Mich Priyadharson, T. Manikandan, V.S. Janani, A. Jose Anand

    Chapter 2
    Emerging Applications and Challenges in Low Power Device Designs in Flexible and Stretchable Low Power Devices and Strategies
    Anurag Nain, Divya Bajpai Tripathy, Anjali Gupta, Vinny Sharma

    Chapter 3
    A Highly Stable Reliable Ultralow-Power Design for 11T Near-Threshold FINFET SRAM
    Erfan Abbasian, Maryam Nayeri

    Chapter 4
    Investigation and Optimization of High Stability 6T CNTFET SRAM Cell with Low Power
    M. Elangovan, S.Jayanthi, P.Raja

    Chapter 5
    Study of Transistor Sizing Techniques for Low Power Design in FinFET Technology
    Ehsan Mahmoodi, Morteza Gholipour

    Chapter 6
    Emerging Nano Devices for Low Power Applications: A Research Point of View
    G.Boopathi Raja

    Chapter 7
    A Review of the Current Research on Graphene and its Promising Future
    Sujit Kumar, H.K. Yashaswini, V. Trupti, Hannah Jessie Rani, Raghu N

    Chapter 8
    Analysis and Optimization for Low Power SRAM Cells
    Deepika Sharma, Shilpi Birla

    Chapter 9
    A Comparative Review on Leakage Power Minimization Techniques in SRAM
    Appikatla Phani Kumar, Rohit Lorenzo

    Chapter 10
    Nonvolatile Configurable Logic Block for FPGAs
    Chee Hock Leong, T. Nandha Kumar, Haider A.F. Almurib

    Chapter 11
    Efficient Layout Techniques to Design Physically Realizable Quantum-Dot Cellular Automata Circuits
    Marshal R, Raja Sekar K, Lakshminarayanan Gopalakrishnan, Seok-Bum Ko, Anantharaj Thalaimalai Vanaraj

    Chapter 12
    Low Power Reduction Techniques for A 6T-SRAM Cell Design using CNTFET Technology
    G. Karthy, P. Sivakumar, T. Jayasankar

    Chapter 13
    Design and Development of Integrated Low power High Performance MOSFET Structure
    Debasis Mukherjee

    Chapter 14
    Low Power Designs for Enhanced CMOS Performance
    Gowsika Dharmaraj, Ashwin Kumar S, Chandra Prakash S, Reba P

    Chapter 15
    Recent Advances in Carbon Nanotubes Based Sensors
    Amandeep Kaur, Jitender Kumar, Avtar Singh

    Chapter 16
    Low Power and Low Area Multiplier and Accumulator Block for Efficient Implementation of FIR Filter
    J. L Mazher Iqbal, G. Narayan, T. Manikandan, M. Meena, Jose Anand

    Chapter 17
    One-Sided Schmitt-Trigger-Based 10T SRAM Cell with Expanded Read/Write Stabilities and Less Leakage Power Dissipation in 10-nm GNRFET Technology
    Erfan Abbasian, Mahdieh Nayeri, Shilpi Birla

    Chapter 18
    Advances in Low Power Devices: FinFETs, Nanowire FETS, and CNT FET
    Savitesh Madhulika Sharma, Avtar Singh